ABSTRACT OF THE DISCLOSURE

In accordance with various embodiments of the present invention, a cacheequipped semi-conductor device is provided with enhanced error detection logic to

detect a first location-independent error within an area of the cache memory and
prevent further use of the area if the error is determined to be the second consecutive
error associated with a common area.